Refine Search

Search Results -

Term	Documents
(19 AND 7).PGPB,USPT,USOC,EPAB,JPAB,DWPI,TDBD.	91
(L19 AND L7).PGPB,USPT,USOC,EPAB,JPAB,DWPI,TDBD.	91

Database:

US Pre-Grant Publication Full-Text Database
US Patents Full-Text Database
US OCR Full-Text Database
EPO Abstracts Database
JPO Abstracts Database
Derwent World Patents Index
IBM Technical Disclosure Bulletins

Search: L24

[Refine Search]

[Recall Text] [Clear] [Interrupt]

Search History

DATE: Wednesday, October 27, 2004 Printable Copy Create Case

Set Name side by side	Query	Hit Count	Set Name result set
DB=PGPB,USPT,USOC,EPAB,JPAB,DWPI,TDBD; PLUR=YES; OP=OR			
L24	L19 and l7	91	L24
L23	L19 and l6	82	L23
L22	L19 and l4	29	L22
L21	L19 and l3	109	L21
L20	L19 and l11	16	L20
L19	(wait$4 or delay$4) near4 buffer$1 near15 (schedul$5 or issu$6 or fetch$6 or dispatch$6 or prefetch$6)	578	L19
L18	l12 and l7	9	L18
L17	l12 and l4	22	L17
L16	l12 and l3	45	L16
L15	l12 and superscalar	37	L15
L14	l11 and (wait$4 or delay$4) near4 buffer$1	34	L14

h   e b   b cg b   e e ch

L13	L12 and (wait$4 or delay$4) near4 buffer$1	0	L13
L12	L11 and dependen$6 near5 (matrix or mtrices)	46	L12
L11	(cam or content near3 addressable) and renam$5 near5 register$1	302	L11
L10	l2 and l7	15	L10
L9	l2 and l6	14	L9
L8	l2 and l4	24	L8

DB=PGPB,USPT; PLUR=YES; OP=OR

L7	(711/108-221)![CCLS]	20148	L7
L6	(711/123-221)![CCLS]	17131	L6
L5	(712/23)[CCLS]	685	L5
L4	(712/23)![CCLS]	685	L4
L3	(712/2-300)![CCLS]	10367	L3

DB=PGPB,USPT,USOC,EPAB,JPAB,DWPI,TDBD; PLUR=YES; OP=OR

L2	L1 and renam$5 near5 register$1	68	L2
L1	(cam or content near3 addressable) near15 (dependen$5 or physical or real) near5 address$4	594	L1

END OF SEARCH HISTORY

h   e b   b cg b   e e ch

◆IEEE

Membership   Publications/Services   Standards   Conferences   Careers/Jobs

IEEE *Xplore*®
RELEASE 1.8

Welcome
United States Patent and Trademark Office

» Se.

Help   FAQ   Terms   IEEE Peer Review   **Quick Links**

Welcome to IEEE *Xplore*

○ Home
○ What Can
  I Access?
○ Log-out

Tables of Contents

○ Journals
  & Magazines
○ Conference
  Proceedings
○ Standards

Search

○ By Author
○ Basic
○ Advanced
○ CrossRef

Member Services

○ Join IEEE
○ Establish IEEE
  Web Account
○ Access the
  IEEE Member
  Digital Library

IEEE Enterprise

○ Access the
  IEEE Enterprise
  File Cabinet

🖳 Print Format

Your search matched **48** of **1085387** documents.
A maximum of **500** results are displayed, **15** to a page, sorted by **Relevance Descending** order.

Refine This Search:
You may refine your search by editing the current search expression or enteri
new one in the text box.

superscalar and (renamed or renaming or neame or re   **Search**

☐ Check to search within this result set

Results Key:
JNL = Journal or Magazine   **CNF** = Conference   **STD** = Standard

---

1 **Register renaming for x86 superscalar design**
Chang-Chung Liu; R-Ming Shiu; Chung-Ping Chung;
Parallel and Distributed Systems, 1996. Proceedings., 1996 International
Conference on , 3-6 June 1996
Pages:336 - 343

[Abstract]   [PDF Full-Text (784 KB)]   **IEEE CNF**

2 **Facilitating superscalar processing via a combined static/dynamic register renaming scheme**
Sprangle, E.; Patt, Y.;
Microarchitecture, 1994. MICRO-27. Proceedings of the 27th Annual Internatic
Symposium on , 30 Nov.-2 Dec. 1994
Pages:143 - 147

[Abstract]   [PDF Full-Text (456 KB)]   **IEEE CNF**

---

3 **Sectored renaming for superscalar microprocessors**
Pita, A.; Malik, N.;
Performance, Computing and Communications Conference, 1999. IPCCC '99.]
International , 10-12 Feb. 1999
Pages:59 - 64

[Abstract]   [PDF Full-Text (484 KB)]   **IEEE CNF**

---

4 **Complexity-effective reorder buffer designs for superscalar process**
Kucuk, G.; Ponomarev, D.V.; Ergin, O.; Ghose, K.;
Computers, IEEE Transactions on , Volume: 53 , Issue: 6 , June 2004
Pages:653 - 665

h   eee   e eee   g e ch e   ch e   e   c e   e   e c   e

[Abstract]   [PDF Full-Text (1376 KB)]   **IEEE JNL**

---

5 The Stanford Hydra CMP
Hammond, L.; Hubbert, B.A.; Siu, M.; Prabhu, M.K.; Chen, M.; Olukolun, K.;
Micro, IEEE , Volume: 20 , Issue: 2 , March-April 2000
Pages:71 - 84

[Abstract]   [PDF Full-Text (136 KB)]   **IEEE JNL**

---

6 A 14-port 3.8-ns 116-word 64-b read-renaming register file
Asato, C.;
Solid-State Circuits, IEEE Journal of , Volume: 30 , Issue: 11 , Nov. 1995
Pages:1254 - 1258

[Abstract]   [PDF Full-Text (472 KB)]   **IEEE JNL**

---

7 The Metaflow architecture
Popescu, V.; Schultz, M.; Spracklen, J.; Gibson, G.; Lightner, B.; Isaman, D.;
Micro, IEEE , Volume: 11 , Issue: 3 , June 1991
Pages:10 - 13, 63-73

[Abstract]   [PDF Full-Text (1620 KB)]   **IEEE JNL**

---

8 Circuits for wide-window superscalar processors
Henry, D.S.; Kuszmaul, B.C.; Loh, G.H.; Sami, R.;
Computer Architecture, 2000. Proceedings of the 27th International Symposiu
on , 10-14 June 2000
Pages:236 - 247

[Abstract]   [PDF Full-Text (1040 KB)]   **IEEE CNF**

---

9 A 14-port 3.8 ns 116-word 64b read-renaming register file
Asato, C.; Montoye, R.; Gmuender, J.; Wade Simmons, E.; Ike, A.; Zasio, J.;
Solid-State Circuits Conference, 1995. Digest of Technical Papers. 42nd ISSC(
1995 IEEE International , 15-17 Feb. 1995
Pages:104 - 105, 345

[Abstract]   [PDF Full-Text (780 KB)]   **IEEE CNF**

---

10 A 64b 4-issue out-of-order execution RISC processor
Shen, G.; Patkar, N.; Ando, H.; Chang, D.; Chen, C.; Chien Chen; Chen, F.;
Forssell, P.; Gmuender, J.; Kitahara, T.; Hungwen Li; Lyon, D.; Montoye, R.; ,
L.; Savkar, S.; Sherred, J.; Simone, M.; Swami, R.; Tovey, D.; Williams, T.;
Solid-State Circuits Conference, 1995. Digest of Technical Papers. 42nd ISSC(
1995 IEEE International , 15-17 Feb. 1995
Pages:170 - 171, 359

[Abstract]   [PDF Full-Text (868 KB)]   **IEEE CNF**

---

11 Microarchitecture of HaL's CPU
Patkar, N.; Katsuno, A.; Li, S.; Maruyama, T.; Savkar, S.; Simone, M.; Shen,
Swami, R.; Tovey, D.;
Compcon '95.'Technologies for the Information Superhighway', Digest of Pape

h   eee   e eee   g e ch e ch e   e   c e   e   e c   e

, 5-9 March 1995
Pages:259 - 266

[Abstract]   [PDF Full-Text (572 KB)]   **IEEE CNF**

---

12 **SPARC64: a 64-b 64-active-instruction out-of-order-execution MCM processor**
Williams, T.; Patkar, N.; Shen, G.;
Solid-State Circuits, IEEE Journal of , Volume: 30 , Issue: 11 , Nov. 1995
Pages:1215 - 1226

[Abstract]   [PDF Full-Text (1656 KB)]   **IEEE JNL**

---

13 **Compiler/hardware co-design for instruction boosting in ILP proce:**
Wang, L.; Yang, T.C.;
Computers and Digital Techniques, IEE Proceedings- , Volume: 146 , Issue:
6 , Nov. 1999
Pages:269 - 274

[Abstract]   [PDF Full-Text (444 KB)]   **IEE JNL**

---

14 **Clustered multithreaded architectures - pursuing both IPC and cycl time**
Collins, J.D.; Tullsen, D.M.;
Parallel and Distributed Processing Symposium, 2004. Proceedings. 18th
International , 26-30 April 2004
Pages:76

[Abstract]   [PDF Full-Text (1408 KB)]   **IEEE CNF**

---

15 **On reducing register pressure and energy in multiple-banked regist files**
Abella, J.; Gonzalez, A.;
Computer Design, 2003. Proceedings. 21st International Conference on , 13-1
Oct. 2003
Pages:14 - 20

[Abstract]   [PDF Full-Text (289 KB)]   **IEEE CNF**

Home | Log-out | Journals | Conference Proceedings | Standards | Search by Author | Basic Search | Advanced Search | Join IEEE | Web Account |
New this week | OPAC Linking Information | Your Feedback | Technical Support | Email Alerting | No Robots Please | Release Notes | IEEE Online
Publications | Help | FAQ| Terms | Back to Top

h   eee   e eee   g e ch e ch e   e   c e   e   ec   e

◆IEEE

Membership   Publications/Services   Standards   Conferences   Careers/Jobs

IEEE *Xplore*®
RELEASE 1.8

Welcome
United States Patent and Trademark Office

» Se.

Help   FAQ   Terms   IEEE Peer Review | **Quick Links** ▣ |

Welcome to IEEE *Xplore*

- ○ Home
- ○ What Can I Access?
- ○ Log-out

Tables of Contents

- ○ Journals & Magazines
- ○ Conference Proceedings
- ○ Standards

Search

- ○ By Author
- ○ Basic
- ○ Advanced
- ○ CrossRef

Member Services

- ○ Join IEEE
- ○ Establish IEEE Web Account
- ○ Access the IEEE Member Digital Library

IEEE Enterprise

- ○ Access the IEEE Enterprise File Cabinet

🖶 Print Format

Your search matched **48** of **1085387** documents.
A maximum of **500** results are displayed, **15** to a page, sorted by **Relevance Descending** order.

Refine This Search:
You may refine your search by editing the current search expression or enterii new one in the text box.

| superscalar and (renamed or renaming or neame or re | **Search** |

☐ Check to search within this result set

Results Key:
JNL = Journal or Magazine   **CNF** = Conference   **STD** = Standard

---

16 **A dependence driven efficient dispatch scheme**
Sriram Nadathur; Akhilesh Tyagi;
Computer Design, 2003. Proceedings. 21st International Conference on , 13-1
Oct. 2003
Pages:299 - 306

[Abstract]   [PDF Full-Text (334 KB)]   **IEEE CNF**

---

17 **Out-of-order vector architectures**
Espasa, R.; Valero, M.; Smith, J.E.;
Microarchitecture, 1997. Proceedings. Thirtieth Annual IEEE/ACM Internationa
Symposium on , 1-3 Dec. 1997
Pages:160 - 170

[Abstract]   [PDF Full-Text (1064 KB)]   **IEEE CNF**

---

18 **200 MHz superscalar RISC processor circuit design issues**
*Vasseghi, N.; Koike, P.; Yang, L.; Freitas, D.; Conrad, R.; Bomdica, A.; Li-Siai
Lee; Gupta, S.; Moon-Yee Wang; Chang, R.; Chan, W.; Lee, C.; Lutz, F.; Leu,
Nguyen, H.; Nasir, Q.;*
Solid-State Circuits Conference, 1996. Digest of Technical Papers. 43rd ISSCC
1996 IEEE International , 8-10 Feb. 1996
Pages:356 - 357, 473

[Abstract]   [PDF Full-Text (924 KB)]   **IEEE CNF**

---

19 **An application specific multi-port RAM cell circuit for register renan
units in high speed microprocessors**
De Gloria, A.; Olivieri, M.;
Circuits and Systems, 2001. ISCAS 2001. The 2001 IEEE International Sympo

h   eee   e eee   g e ch e ch e   e   e   e c   e   e

on , Volume: 4 , 6-9 May 2001
Pages:934 - 937 vol. 4

[Abstract]   [PDF Full-Text (356 KB)]   **IEEE CNF**

20 An asynchronous superscalar architecture for exploiting instructior level parallelism
Werner, T.; Akella, V.;
Asynchronous Circuits and Systems, 2001. ASYNC 2001. Seventh Internationã
Symposium on , 11-14 March 2001
Pages:140 - 151

[Abstract]   [PDF Full-Text (1112 KB)]   **IEEE CNF**

21 A hierarchical dependence check and folded rename mapping base(scalable dispatch stage
Sankaranarayanan, V.; Tyagi, A.;
Computer Design, 2001. ICCD 2001. Proceedings. 2001 International Confere
on , 23-26 Sept. 2001
Pages:249 - 254

[Abstract]   [PDF Full-Text (520 KB)]   **IEEE CNF**

22 The Ultrascalar processor-an asymptotically scalable superscalar microarchitecture
Henry, D.S.; Kuszmaul, B.C.; Viswanath, V.;
Advanced Research in VLSI, 1999. Proceedings. 20th Anniversary Conference
on , 21-24 March 1999
Pages:256 - 273

[Abstract]   [PDF Full-Text (228 KB)]   **IEEE CNF**

23 Teaching computer architecture/organisation using simulators
Grunbacher, H.;
Frontiers in Education Conference, 1998. FIE '98. 28th Annual , Volume: 3 , 4
Nov. 1998
Pages:1107 - 1112 vol.3

[Abstract]   [PDF Full-Text (1664 KB)]   **IEEE CNF**

24 Selective eager execution on the PolyPath architecture
Klauser, A.; Paithankar, A.; Grunwald, D.;
Computer Architecture, 1998. Proceedings. The 25th Annual International
Symposium on , 27 June-1 July 1998
Pages:250 - 259

[Abstract]   [PDF Full-Text (112 KB)]   **IEEE CNF**

25 On the design complexity of the issue logic of superscalar machine:
Cotofana, S.; Vassiliadis, S.;
Euromicro Conference, 1998. Proceedings. 24th , Volume: 1 , 25-27 Aug. 199
Pages:277 - 284 vol.1

h   eee   e eee   g e ch e ch e   e   e   e c   e   e

[Abstract]   [PDF Full-Text (756 KB)]   **IEEE CNF**

---

26 **Microprocessor specification in Hawk**
Matthews, J.; Cook, B.; Launchbury, J.;
Computer Languages, 1998. Proceedings. 1998 International Conference on ,
16 May 1998
Pages:90 - 101

[Abstract]   [PDF Full-Text (236 KB)]   **IEEE CNF**

---

27 **Improving CISC instruction decoding performance using a fill unit**
Smotherman, M.; Franklin, M.;
Microarchitecture, 1995. Proceedings of the 28th Annual International Sympos
on , 29 Nov.-1 Dec. 1995
Pages:219 - 229

[Abstract]   [PDF Full-Text (848 KB)]   **IEEE CNF**

---

28 **Implementing register interlocks in parallel-pipeline, multiple.
instruction queue, superscalar processors**
Weiss, S.;
High-Performance Computer Architecture, 1995. Proceedings. First IEEE
Symposium on , 22-25 Jan. 1995
Pages:14 - 21

[Abstract]   [PDF Full-Text (488 KB)]   **IEEE CNF**

---

29 **A comparison of superscalar and decoupled access/execute
architectures**
Farrens, M.K.; Ng, P.; Nico, P.;
Microarchitecture, 1993. Proceedings of the 26th Annual International Sympos
on , 1-3 Dec. 1993
Pages:100 - 103

[Abstract]   [PDF Full-Text (396 KB)]   **IEEE CNF**

---

30 **The Metaflow Lightning chipset**
Lightner, B.D.; Hill, G.;
Compcon Spring '91. Digest of Papers , 25 Feb.-1 March 1991
Pages:13 - 18

[Abstract]   [PDF Full-Text (404 KB)]   **IEEE CNF**

Home | Log-out | Journals | Conference Proceedings | Standards | Search by Author | Basic Search | Advanced Search | Join IEEE | Web Account |
New this week | OPAC Linking Information | Your Feedback | Technical Support | Email Alerting | No Robots Please | Release Notes | IEEE Online
Publications | Help | FAQ| Terms | Back to Top

h   eee   e eee   g e ch e ch e   e   e   e c   e   e

IEEE *Xplore*®
RELEASE 1.8

Welcome
United States Patent and Trademark Office

◆**IEEE**

» Se.

Quick Links

Welcome to IEEE *Xplore*®

- ○ **Home**
- ○ **What Can I Access?**
- ○ **Log-out**

Tables of Contents

- ○ **Journals & Magazines**
- ○ **Conference Proceedings**
- ○ **Standards**

Search

- ○ **By Author**
- ○ **Basic**
- ○ **Advanced**
- ○ **CrossRef**

Member Services

- ○ **Join IEEE**
- ○ **Establish IEEE Web Account**
- ○ **Access the IEEE Member Digital Library**

IEEE Enterprise

- ○ **Access the IEEE Enterprise File Cabinet**

🖨 **Print Format**

Your search matched **48** of **1085387** documents.
A maximum of **500** results are displayed, **15** to a page, sorted by **Relevance Descending** order.

Refine This Search:
You may refine your search by editing the current search expression or enterii new one in the text box.

superscalar and (renamed or renaming or neame or re   Search

☐ Check to search within this result set

Results Key:
JNL = Journal or Magazine   **CNF** = Conference   **STD** = Standard

31 **Parallelism in the front-end**
Oberoi, P.S.; Sohi, G.S.;
Computer Architecture, 2003. Proceedings. 30th Annual International Sympos
on , 9-11 June 2003
Pages:230 - 240

[Abstract]   [PDF Full-Text (349 KB)]   **IEEE CNF**

32 **Microarchitectural innovations: boosting microprocessor performar beyond semiconductor technology scaling**
Moshovos, A.; Sohi, G.S.;
Proceedings of the IEEE , Volume: 89 , Issue: 11 , Nov. 2001
Pages:1560 - 1575

[Abstract]   [PDF Full-Text (196 KB)]   **IEEE JNL**

33 **Isolating short-lived operands for energy reduction**
Ponomarev, D.; Kucuk, G.; Ergin, O.; Ghose, K.;
Computers, IEEE Transactions on , Volume: 53 , Issue: 6 , June 2004
Pages:697 - 709

[Abstract]   [PDF Full-Text (1456 KB)]   **IEEE JNL**

34 **The design space of register renaming techniques**
Sima, D.;
Micro, IEEE , Volume: 20 , Issue: 5 , Sept.-Oct. 2000
Pages:70 - 83

[Abstract]   [PDF Full-Text (140 KB)]   **IEEE JNL**

35 ARB: a hardware mechanism for dynamic reordering of memory references
Franklin, M.; Sohi, G.S.;
Computers, IEEE Transactions on , Volume: 45 , Issue: 5 , May 1996
Pages:552 - 571

[Abstract]   [PDF Full-Text (1588 KB)]   **IEEE JNL**

---

36 Leakage energy reduction in register renaming
Goto, M.; Sato, T.;
Distributed Computing Systems Workshops, 2004. Proceedings. 24th Internat
Conference on , 23-24 March 2004
Pages:890 - 895

[Abstract]   [PDF Full-Text (576 KB)]   **IEEE CNF**

---

37 Static scheduling for out-of-order instruction issue processors
Tate, D.; Steven, G.; Steven, F.;
Computer Architecture Conference, 2000. ACAC 2000. 5th Australasian , 31 Jɛ
Feb. 2000
Pages:90 - 96

[Abstract]   [PDF Full-Text (60 KB)]   **IEEE CNF**

---

38 Multithreading to improve cycle width and CPI in superpipelined superscalar processors
Goossens, B.; Duc Thang Vu;
Parallel Architectures, Algorithms, and Networks, 1996. Proceedings. Second
International Symposium on , 12-14 June 1996
Pages:36 - 42

[Abstract]   [PDF Full-Text (684 KB)]   **IEEE CNF**

---

39 Reducing reorder buffer complexity through selective operand cach
Kucuk, G.; Ponomarev, D.T.; Ergin, O.; Ghose, K.;
Low Power Electronics and Design, 2003. ISLPED '03. Proceedings of the 200ɜ
International Symposium on , 25-27 Aug. 2003
Pages:235 - 240

[Abstract]   [PDF Full-Text (783 KB)]   **IEEE CNF**

---

40 Checkpointing alternatives for high-performance, power-aware processors
Moshovos, A.;
Low Power Electronics and Design, 2003. ISLPED '03. Proceedings of the 200ɜ
International Symposium on , 25-27 Aug. 2003
Pages:318 - 321

[Abstract]   [PDF Full-Text (527 KB)]   **IEEE CNF**

---

41 Three extensions to register integration
Petric, V.; Bracy, A.; Roth, A.;
Microarchitecture, 2002. (MICRO-35). Proceedings. 35th Annual IEEE/ACM

h   eee   e eee   g e ch e ch e   e   e   e c   e   e

International Symposium on , 18-22 Nov. 2002
Pages:37 - 47

[Abstract]   [PDF Full-Text (281 KB)]   **IEEE CNF**

42 **Register write specialization register read specialization: a path to complexity-effective wide-issue superscalar processors**
Seznec, A.; Toullec, E.; Rochecouste, O.;
Microarchitecture, 2002. (MICRO-35). Proceedings. 35th Annual IEEE/ACM
International Symposium on , 18-22 Nov. 2002
Pages:383 - 394

[Abstract]   [PDF Full-Text (294 KB)]   **IEEE CNF**

43 **Power reduction through work reuse [superscalar processor microarchitecture]**
Talpes, E.; Marculescu, D.;
Low Power Electronics and Design, International Symposium on, 2001. , 6-7 /
2001
Pages:340 - 345

[Abstract]   [PDF Full-Text (644 KB)]   **IEEE CNF**

44 **Delft-Java dynamic translation**
Glossner, J.; Vassiliadis, S.;
EUROMICRO Conference, 1999. Proceedings. 25th , Volume: 1 , 8-10 Sept. 1∫
Pages:57 - 62 vol.1

[Abstract]   [PDF Full-Text (60 KB)]   **IEEE CNF**

45 **Architectural considerations for application-specific counterflow pipelines**
Childers, B.R.; Davidson, J.W.;
Advanced Research in VLSI, 1999. Proceedings. 20th Anniversary Conference
on , 21-24 March 1999
Pages:3 - 22

[Abstract]   [PDF Full-Text (160 KB)]   **IEEE CNF**

h   eee   e eee   g e ch e ch e   e   e   e c   e   e

◆IEEE

Membership   Publications/Services   Standards   Conferences   Careers/Jobs

IEEE Xplore®
RELEASE 1.8

Welcome
United States Patent and Trademark Office

» Se,

Help   FAQ   Terms   IEEE Peer Review   **Quick Links**

Welcome to IEEE Xplore

O— **Home**
O— **What Can
I Access?**
O— **Log-out**

Tables of Contents

O— **Journals
& Magazines**
O— **Conference
Proceedings**
O— **Standards**

Search

O— **By Author**
O— **Basic**
O— **Advanced**
O— **CrossRef**

Member Services

O— **Join IEEE**
O— **Establish IEEE
Web Account**
O— **Access the
IEEE Member
Digital Library**

IEEE Enterprise

O— **Access the
IEEE Enterprise
File Cabinet**

🖨 **Print Format**

Your search matched **48** of **1085387** documents.
A maximum of **500** results are displayed, **15** to a page, sorted by **Relevance
Descending** order.

Refine This Search:
You may refine your search by editing the current search expression or enteri
new one in the text box.

| superscalar and (renamed or renaming or neame or re| **Search**

☐ Check to search within this result set

Results Key:
JNL = Journal or Magazine   **CNF** = Conference   **STD** = Standard

---

46 **Aggressive dynamic execution of multimedia kernel traces**
Bishop, B.; Owens, R.; Irwin, M.J.;
Parallel Processing Symposium, 1998. 1998 IPPS/SPDP. Proceedings of the Fii
Merged International...and Symposium on Parallel and Distributed Processing
1998 , 30 March-3 April 1998
Pages:640 - 646

[Abstract]   [PDF Full-Text (640 KB)]   **IEEE CNF**

---

47 **Improving instruction-level parallelism by loop unrolling and dynar
memory disambiguation**
Davidson, J.W.; Jinturkar, S.;
Microarchitecture, 1995. Proceedings of the 28th Annual International Sympos
on , 29 Nov.-1 Dec. 1995
Pages:125 - 132

[Abstract]   [PDF Full-Text (712 KB)]   **IEEE CNF**

---

48 **Compiler code transformations for superscalar-based high-perform
systems**
Mahlke, S.A.; Chen, W.Y.; Gyllenhaal, J.C.; Hwu, W.W.; Chang, P.P.; Kiyohari
Supercomputing '92. Proceedings , 16-20 Nov. 1992
Pages:808 - 817

[Abstract]   [PDF Full-Text (808 KB)]   **IEEE CNF**

Prev 1 2 3 4

Home | Log-out | Journals | Conference Proceedings | Standards | Search by Author | Basic Search | Advanced Search | Join IEEE | Web Account |
New this week | OPAC Linking Information | Your Feedback | Technical Support | Email Alerting | No Robots Please | Release Notes | IEEE Online
Publications | Help | FAQ| Terms | Back to Top

h   eee   e eee   g e ch e ch e   e   e   e c   e   e

h   eee   e eee g e ch e ch e   e   e   e c   e   e